

Santosh Pandey

🌐 Personal webpage 🐙 Github 🔗 LinkedIn ✉️ santosh.pandey@rutgers.edu

RESEARCH INTEREST

My research interests lie at the intersection of systems and ML, focusing on full circle innovation—using ML to design better systems (more current focus) and building optimized systems to advance ML/HPC applications. Notably, I have devised novel techniques for creating accurate and reusable ML-based microarchitecture simulators, while also accelerating and scaling these simulators for performance modeling with hardware software co-design, demonstrating the synergy between system optimization and ML.

EDUCATION

Ph.D. in Computer Engineering <i>Rutgers University, NJ</i>	Spring, 2023 – Present <i>Advisor: Dr. Hang Liu</i>
Ph.D. in Computer Engineering <i>Stevens Institute of Engineering, NJ [Master's Degree Awarded]</i>	Aug, 2019 – Dec 2022 <i>Advisor: Dr. Hang Liu</i>
Bachelor's in Computer Engineering <i>Tribhuvan University, Nepal</i>	2017 <i>Advisor: Dr. Subarna Shakya</i>

PROFESSIONAL EXPERIENCES

Student Researcher @ System Research Group Google <i>Mentor/Host: Victor Lee, Amir Yazdanbakhsh, Mohammad Alizadeh</i>	May 2024 – August 2024
<ul style="list-style-type: none">Worked on accurate/explainable/generalizable ML techniques for microarchitecture simulation to support design space exploration.	
Research Intern Brookhaven National Lab <i>Mentor/Host: Lingda Li, Adolfy Hoisie</i>	May 2020 – August 2022
<ul style="list-style-type: none">Worked on developing Deep Learning-based architecture simulation for CPU and GPU architectures.Accelerated Deep Learning-based microarchitecture simulators with workflow optimizations on GPU, distributed and parallel simulation providing >1000× speedup.	
Research Intern Lawrence Berkeley National Lab <i>Mentor/Host: Xiaoye Sherry Li</i>	May 2019 – August 2019
<ul style="list-style-type: none">Designed scalable GPU-accelerated graph triangle counting achieving unprecedented throughput beyond 100 billion TEPS rate; Won 2019 MIT/DARPA Graph Challenge Award for the work.	

SELECTED PUBLICATIONS

- S. Pandey**, A. Yazdanbakhsh, H. Liu. *TAO: Re-Thinking DL-based Microarchitecture Simulation*. Proceedings of the ACM on Measurement and Analysis of Computing Systems (**SIGMETRICS**). ACM, 2024.
- S. Pandey**, L. Li, T. Flynn, A. Hoisie, H. Liu. *Scaling Deep Learning-based Microarchitecture Simulation on GPUs*. In International Conference for HPC, Networking, Storage and Analysis (**SC**). ACM, 2022.
- S. Pandey***, Z. Wang* and others. *TRUST: Triangle Counting on GPUs*. In the Transactions on Parallel and Distributed Systems (**TPDS**). IEEE, 2021.
- S. Pandey**, L. Li, A. Hoisie, X. Li and H. Liu. *C-SAW: A Framework for Graph Sampling and Random Walk on GPUs*. In International Conference for HPC, Networking, Storage and Analysis (**SC**). ACM, 2020.
- Other publications: **G** Google scholar

PATENT

- S. Pandey**, H. Liu. “Accelerating Microarchitecture Simulation with Machine Learning” (RU Docket 2024-101). U.S. Provisional Application 63/539,950 on April, 2024.

PROGRAMMING SKILLS

Languages: Python, C / C++, CUDA **Infrastructure tools:** Docker, Git
Machine Learning Frameworks: LibTorch, TensorRT, PyTorch, JAX

AWARDS AND PROFESSIONAL ACTIVITIES

Awards: 2022 IEEE TCHPC student travel award, 2019 MIT Graph Challenge Competition
Reviewer: TPDS'24, ISCA MLArchSys'24, OSDI'24 AE, ATC'24 AE, Micro'24 AE, PPOPP'22 AE
Workshop Program Committee: IEEE BigData'23 GTA³, BigData'22 GTA³